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(57) ABSTRACT 
A totally digital single chip camera includes communica- 
tions to operate most of its structure in serial communication 
mode. The digital single chip camera include a DIA con- 
verter for converting an input digital word into an analog 
reference signal. The chip includes all of the necessary 
circuitry for operating the chip using a single pin. 
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SINGLE CHIP CAMERA ACTIVE PIXEL 
SENSOR 
This claims priority from Provisional Application No. 
601060,236 having a filing date of Sep. 29, 1997. 
Origin 
The invention described herein was made in performance 
of work under NASA contract and is subject to the provi- 
sions of Public Law 96-517 (35 USC 202) in which the 
contractor has elected to retain title. 
FIELD OF THE INVENTION 
The present invention relates to a single chip imaging 
sensor. 
BACKGROUND AND SUMMARY 
Imaging technology is the science of converting an image 
to a signal indicative thereof. Imaging systems have broad 
applications in many fields, including commercial, 
consumer, industrial, medical, defense and scientific mar- 
kets. 
The original image sensors included an array of photo- 
sensitive elements in series with switching elements. Each 
photosensitive element received an image of a portion of the 
scene being imaged. That portion is called a picture element 
or pixel. The image obtaining elements produce an electrical 
signal indicative of the image plus a noise component. 
Various techniques have been used in the art to minimize the 
noise, to thereby produce an output signal that closely 
follows the image. 
Size minimization is also important. The development of 
the solid state charge coupled device (“CCD”) in the early 
1970’s led to more compact image systems. CCDs use a 
process of repeated lateral transfer of charge in an MOS 
electrode-based analog shift register. Photo-generated signal 
electrons are read after they are shifted into appropriate 
positions. However, the shifting process requires high fidel- 
ity and low loss. A specialized semiconductor fabrication 
process was used to obtain these characteristics. 
CCDs are mostly capacitive devices and hence dissipate 
very little power. The major power dissipation in a CCD 
system is from the support electronics. One reason for this 
problem is because of the realities of forming a CCD system. 
The specialized semiconductor fabrication process 
alluded to above is not generally CMOS compatible. Hence, 
the support circuitry for such a CCD has been formed using 
control electronics which were not generally CMOS com- 
patible. The control electronics have dissipated an inordinate 
percentage of the power in such imaging devices. For 
example, CCD-based camcorder imaging systems typically 
operate for an hour on an 1800 mA-hr 6 V NiCad recharge- 
able battery, corresponding to 10.8 W of power consump- 
tion. Approximately 8 watts of this is dissipated in the 
imaging system. The rest is used by the tape recording 
system, display, and autofocus servos. 
Space-based imaging systems often have similar prob- 
lems. The space based systems operate at lower pixel rates, 
but with a lower degree of integration, and typically dissi- 
pate 20 watts or more. 
The CCD has many characteristics which cause it to act 
like a chip-sized MOS capacitor. The large capacitance of 
the MOS device, for example, requires large clock swings, 
AV, of the order of 5-15 V to achieve high charge transfer 
efficiency. The clock drive electronics dissipation is propor- 
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tional to CAV’f, and hence becomes large. In addition, the 
need for various CCD clocking voltages (e.g. 7 or more 
different voltage levels) leads to numerous power supplies 
with their attendant inefficiencies in conversion. 
Signal chain electronics that perform correlated double 
sampling (“CDS”) for noise reduction and amplification, 
and especially analog to digital converters (ADC), also 
dissipate significant power. 
The inventors also noted other inefficiencies in imaging 
systems. These inefficiencies included fill factor 
inefficiencies, fixed pattern noise, clock pick up, temporal 
noise and large pixel size. 
Active pixel sensors, such as described in U.S. Pat. No. 
5,471,515, the disclosure of which is incorporated by ref- 
erence herein, use special techniques to integrate both the 
photodetector and the readout amplifier into the pixel area or 
adjacent the pixel area. This allows the signal indicative of 
the pixel to be read out directly. These techniques have 
enabled use of a logic family whose fabrication processes 
are compatible with CMOS. This has enabled the controlling 
circuitry to be made from CMOS or some other low power- 
dissipating logic family. 
The inventors of the present invention have recognized 
techniques and special efficiencies that are obtained by 
specialized support electronics that are integrated onto the 
same substrate as the photosensitive element. Aspects of the 
present invention include integration, timing, control 
electronics, signal chain electronics, A/D conversion, and 
other important control systems integrated on the same 
substrate as the photosensitive element. 
The disclosure also describes various improvements in 
such a system. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 shows a basic block diagram of a CMOS active 
FIG. 2 shows a graph of typical APS quantum efficiency; 
FIG. 3 shows the block diagram of the overall chip 
FIGS. 4A and 4B show the timing diagrams for photogate 
FIG. 5 shows a schematic of the active pixel sensor unit 
FIG. 6 shows a timing diagram for setup and readout; 
FIG. 7 shows a drawing of an actual layout of the pixel 
FIG. 8 shows a block diagram of a CMOS APS chip; and 
FIG. 9 shows an exemplary pixel layout. 
FIG. 10  shows the basic array of the improved noise 
FIGS. 11A and 11B show the noise reduction circuit 
FIG. 11C shows serial and parallel output from the A/D 
FIG. 12 shows a functional block diagram of the 
FIG. 13 shows a timing diagram of the serial communi- 
FIG. 14  shows an alternate mounting configuration for the 
pixel circuit; 
including drivers and controlling structures; 
operation and photodiode operation, respectively; 
cell and readout circuitry; 
and control circuitry; 
reduction circuit embodiment. 
embodiment. 
converter. 
improved embodiment. 
cation. 
chip with the devicemounted on its side. 
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DESCRIPTION OF THE PREFERRED The sampling average power dissipation P, corresponds 
EMBODIMENTS to: 
An active pixel sensor is herewith described with refer- P,=n I V d 
ence to FIGS. 1-4. s where n is number of columns, I is the load transistor bias, 
Ablock diagram of a CMOS active pixel circuit is shown V is the supply voltage, and d is the duty cycle. Using 
in FIG. 1. The device has a pixel circuit 150, and a column n=512, I=pA, V=5V and d=10%, a value for Ps of 2.5 mW 
circuit 155. is obtained. 
p ~ , )  100 A load current of 1 mA or more is needed to drive the 
in the pixel circuit 150 and generate electrons which are 10 horizontal bus lines at the video scan rate. The power 
integrated and stored under PG 100. A number of the pixel 
rows is selected for readout by enabling the row selection 
transistor 102 (“RS”). 
In the preferred embodiment, the floating diffusion output 
Incident photons pass through the 
dissipated is 
similar to that for interline CCDs. A typical response curve 
is shown in FIG. 2. The inventors noticed from this that the 
IS quantum efficiency reflects significant responsivity in the 
“dead” part of the pixel; the part containing the readout 
mW. 
circuits are arranged in each row of the circuit. One of the Quantum efficiency measured in this CMOS APs array is 
‘Ode lo4 c‘FD”) is first reset by pulsing reset transistor circuitry rather than the photogate collector, The responsive- 
c‘RsT’) lo6. The 
from the pixel circuitry Onto the 
On FD lo4 is read Out 
bus 112 the 
ness was measured by intra-pixel laser spot scanning, 
The inventors postulate the following reason, The tran- 
bus ‘12 is Onto a first capacitor ‘14 lengths (i,e, blue/green), However, longer wavelength pho- 
charge is as tons penetrate through these regions, The subsequently- 
Source ‘lo within the pixel. The 
On the 20 sistor gate and channel absorb photons with short absorption 
by pulsing transistor SHR ‘16. This 
generated carriers diffuse laterally and are subsequently 
collected by the photogate. 
Thus, despite a fill factor of 25%-30%, the CMOS APS 
achieves quantum efficiencies that peak between 30%-35% 
in the red and near infrared. Microlenses are preferably 
added to refract photoelectrons from the dead part to a live 
the baseline. 
The signal charge is then transferred to FD 104 by pulsing 
PG 100 low. The voltage on FD 104 drops in proportion to 2s 
the number of photoelectrons and the capacitance of FD. 
The new voltage on the column bus 112 is sampled onto a 
second capacitor 118 by pulsing SHR 120. The difference 
between the voltages on first capacitor 114 and second 
capacitor 118 is therefore indicative of the number of 30 
photoelectrons that were allowed to enter the floating dif- 
fusion. 
me capacitors 114, 118 are preferably 1-4 pf capacitors, 
and sampled onto capacitor at the bottom of their respective 
takes 1-10 p e c ,  and preferably occurs during the so-called 
The chip includes a pixel array 300, which is driven by horizontal blanking interval of a video image. 
Each column is successively selected for read-out by 40 on-chip electronics. Timing and control circuit 302 drives 
turning on column selection p-channel transistors (“CS”) row electronics 310, and column electronics 320. 
130. The p-channel source-followers 122,124 in the column The control circuits can command read-out of any area of 
respectively drive the signal (SIG) and horizontal reset interest within the array. Row decoder 312 controls row 
(RST) bus lines. These lines are loaded by p-channel load drivers 314 which can select a certain row for readout. A 
transistors which can be sent directly to a pad for off-chip 4s specific row is selected by entry of a row value 316 which 
drive, or can be buffered. is output from timing and control 302. Row value 316 is 
is preferably suppressed by the stored in latch 318 which drives counter 319. Counter 319 
above-described correlated double sampling (UCDS.>) can allow selection of subsequent rows that follow the 
between the pixel output just after reset, before and after current row. Similarly, columns can be selected and accessed 
signal charge transfer to FD as described above. The CDS 50 by latches 322, counter 324, decoder 326 and column signal 
suppresses kTC noise from pixel reset, suppresses l/f noise conditioning 328. 
from the in-pixel Source follower, and suppresses fixed Each Of the decoder counters can be preset to start and 
pattern noise (FPN) originating from pixel-to-pixel variation stop at any value that has been loaded into the chip via the 
in source follower threshold voltage. 8-bit data bus 330. Therefore, as described above, selection 
ss of a row commands pixels in that row to be transferred to the 
The inventors found, however, that kTc noise may be appropriate row decoding elements, e.g., capacitors. Prefer- 
Output noise This provides for the sequential readout of rows using the 
measured in arrays is Of the Order Of 14Ck170 column. The capacitors are preferably included within the 
trons rms. This is similar to noise obtained in most com- allow selection of only a certain column to be read, There are 
and where to stop reading. Preferably the operation is carried with read noise in the 3-5 electrons rms. 
Typical biasing for each column’s source-follower is 10 out using counters and registers. A binary up-counter within 
pA. This permits charging of the sampling capacitors in the 65 the decoder 326 is preset to the start value. Apreset number 
allotted time. The source-followers can then be turned off by of rows is used by loading the 2’s compliment. The up 
cutting the voltage on each load transistor. counter then counts up until an overflow. 
part and hence improve quantum efficiency. 
An important feature of the system described herein is the 
integration of on-chip timing and control circuits within the 
same substrate that houses the pixel array and the signal 
chain electronics. A block diagram of the chip architecture 
is shown in FIG. 3. 
are as described above, The digital outputs include FRAME 
digital signals, as described herein, 
pixels On a row are processed simultaneously 35 The analog outputs VS-out (signal) and VR-out (reset) 
The column-parallel process typically and READ, Most of the inputs to the chip are asynchronous 
~~i~~ in the 
reintrduced by sampling the signal onto the capacitors 114, ably there is one capacitor associated with each column, 
at the bottom Of the 
pv/e-, to noise Of the Order Of 13-25 60 column signal conditioner 328, Column decoders 326 also 
CCDs, through scientific CCDs have been reported two parts of each column selection: where to start reading, 
US 6,606,122 B3 
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An alternate loading command is provided using the 
DEFAULT LOAD input line 332. Activation of this line 
forces all counters to a readout window of 128x128. 
A programmable integration time is set by adjusting the 
delay between the end of one frame and the beginning of the 
next. This parameter is set by loading a 32-bit latch via the 
input data bus 330. A 32-bit counter operates from one- 
fourth the clock input frequency and is preset at each frame 
from the latch. The counter can hence provide vary large 
integration delays. The input clock can be any frequency up 
to about 10 MHZ. The pixel readout rate is tied to one-fourth 
the clock rate. Thus, frame rate is determined by the clock 
frequency, the window settings, and the delay integration 
time. The integration time is therefore equal to the delay 
time and the readout time for a 2.5 MHZ clock. The 
maximum delay time is 232/2.5 MHZ, or around 28 minutes. 
These values therefore easily allow obtaining a 30 Hz frame. 
The timing and control circuit controls the phase genera- 
tion to generate the sequences for accessing the rows. The 
sequences must occur in a specified order. However, differ- 
ent sequences are used for different modes of operation. The 
system is selectable between the photodiode mode of opera- 
tion and the photogate mode of operation. The timing 
diagrams for the two gates are respectively shown in FIGS. 
4A and 4B. FIG. 4A shows an operation to operate in the 
photogate mode and FIG. 4B shows operating in the pho- 
todiode mode. These different timing diagrams show that 
different column operations are possible. Conceptually this- 
is done as follows. Column fixed pattern noise is based on 
differences in source follower thresholds between the dif- 
ferent transistors. For example, if the base bias on a tran- 
sistor is V1, the output is V1 plus the threshold. 
The column signal conditioning circuitry contains a 
double-delta sampling fixed pattern noise (“FPN’) suppres- 
sion stage that reduces FPN to below 0.2% sat with a random 
distribution. Since the APS is formed of a logic family that 
is compatible with CMOS, e.g., NMOS, the circuitry can be 
formed of CMOS. This allows power dissipation in the 
timing and control digital circuitry to be minimized and to 
scale with clock rate. 
An active pixel sensor includes both a photodetector and 
the readout amplifier integrated within the same substrate as 
the light collecting device, e.g., the photodiode. The readout 
amplifier is preferably within and/or associated with a pixel. 
Afirst embodiment of the present invention is a 128x128 
CMOS photodiode type active pixel sensor that includes on 
chip timing, control and signal train electronics. A more 
detailed drawing of the chip is shown in FIG. 5 .  Asynchro- 
nous digital signals are converted by this chip to VS and VR 
analog outputs which are used to run the chip. 
Pixel portion 500 includes a photodiode 502 which stores 
incident photons under photogate 504. The photons are 
integrated as electrons within the photogate well. The output 
is buffered by follower 508. 
The rows are arranged into an array. A particular row is 
selected by the row transistor 514. This allows the informa- 
tion from within the selected pixel 500 to be passed to the 
column decoder circuitry. Reset transistor 530 is connected 
to a sink 532. Reset transistor is biased to a low potential 
level to allow all charge to bleed to sink 532, and hence hold 
the stored charge in reset. The system is removed from reset 
by biasing the gate to a level as shown. This level is less than 
a highest possible potential to thereby allow charge which 
accumulates above that level to pass to sink 532. Hence, the 
charge cannot overflow in an undesired way. This suppresses 
the blooming effect. 
The depicted photogate system is driven according to the 
readout sequence shown in FIG. 6. A row is selected by 
6 
activating row selecting transistor 514. The cycle begins by 
sampling the signal present on each column pixel in that 
row. Sampling is initiated by biasing transistor 526 to place 
the signal from each column pixel in the row onto the 
After the current pixel value has been transferred to the 
capacitor 510, the pixel in the row is reset by biasing reset 
transistor to a low level, to photodiode 502 to the preset 
voltage sink 532. 
Correlated double sampling is effected by sampling the 
reset value, as a reset level, onto the holding capacitor 512. 
This is done by activating the reset transistor 516. 
The voltage value of the reset branch of the column circuit 
is given by 
s holding capacitor 510. 
i o  
1s 
v c o l ~ ~ ~ ~ ~ ~ ~ v p d ~ ~ v ~ p ~ ~ ~ v ~ ~ ~ ~ ~ ~  
Where a is the gain of the pixel source follower 508, fl is the 
gain of the column source follower 526, and Vpdr is the 
voltage on the photodiode after reset, Vp, is the threshold 
voltage of the pixel source follower and channel transistor, 
and Vtcolr is the threshold voltage of the column source 
follower p-channel transistor. 
Using similar reasoning, the output voltage of the signal 
branch of the column circuit is 
20 
2s 
v c o l ~ ~ ~ ~ ~ ~ ~ v p d ~ ~ v ~ p ~ ~ ~ v ~ ~ ~ ~ ~ ~  
where Vpds is the voltage on the photodiode with the signal 
charge present and Vtcols is the threshold voltage of the 
The inventors have found experimentally that the peak- 
to-peak variation Vtcolr-Vtcols is typically between 10 and 
20 millivolts. This, however, is a source of column to 
column fixed pattern noise. The inventors herein suggest a 
3s double delta sampling technique to eliminate this column to 
column noise. The present approach represents an improved 
version of the previously-described double delta sampling 
circuitry. The operation proceeds as follows. A column is 
first selected. After a settling time equivalent to half of the 
40 column selection period, a special double delta sampling 
technique is performed to remove the column fixed pattern 
noise. Therefore, the varying thresholds on the different 
transistors cause varying outputs. According to this aspect, 
the threshold outputs of these transistors are equalized using 
4s a capacitor to equalize the charge. The capacitor is applied 
with the charge before and after the voltage change. 
Therefore, the output of the capacitor represents the differ- 
ence between before and after, and the fixed pattern noise 
component drops out of the equation. 
This system uses a DDS switch 520 and first and second 
column select switches 522, 524 to short across the respec- 
tive capacitors. All three switches are turned on to short 
across the two sample and hold capacitors 510. This clamp 
operation is shown in line 8 of FIG. 6. 
Prior to the DDS operation, the reset and signal column 
components, Vcol-R and Vcol-S include their signal val- 
ues plus a source follower voltage threshold component 
from the appropriate source follower. The object of the 
special following circuit of the present invention is to 
60 remove that source follower threshold component. The 
operation proceeds as follows. Prior to the beginning of 
some operation, the capacitors are precharged through 
clamp transistors to a clamp voltage Vel. This is maintained 
by turning on clamp transistors 550 and 552 to connect the 
65 appropriate capacitors to the voltage Vel. The clamp opera- 
tion is shown on line 8 of FIG. 6. Immediately after the 
clamp is released, the DDS transistors 520,522 and 524 are 
30 column source-follower p-channel transistor. 
SO 
ss 
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turned on. This has the effect of shorting across the capaci- commands for defining integration time and windowing 
tors 510 and 512. When the transistors are shorted, the parameters. The output has two differential analog channels. 
voltage that is applied to the output drivers 554,556 includes The second embodiment uses the block diagram of the 
only the voltage threshold component. The differential chip architecture shown in FIG. 8. The analog outputs of 
amplification of the voltage render the output voltage free of s VS-OUT (signal) and VRLOUT (reset), and digital outputs 
the voltage threshold component. Mathematically, prior to of FRAME and READ. The inputs to the chip are asynchro- 
clamp being deactivated, the output signals are: nous digital signals. The chip includes addressing circuitry 
allowing readout of any area of interest within the 256 x256 
array. The decoder includes counters that are preset to start 
i o  and stop at any value that has been loaded into the chip via 
the 8-bit data bus. An alternate loading command is provided 
using the DEFAULT input line. Activation of this line forces 
I/R_OUT-y( V, Vzr) 
and VS_OUT-y(V,,-V,,) 
where is the gain of the third stage source-~o~~ower,  v,, is 
the clamp voltage, and V, and V, are the threshold voltages counters to a readout window Of 256x256. 
of the third stage source-follower n-channel transistors, reset 
and signal branch respectively. Deactivation of the clamp 
A programmable integration time is set by adjusting the 
between the end Of One frame and the beginning Of the 
circuit and simu~taneous activation of the DDS switch 
several changes, The voltages in the two column 
branch sampling circuits equalize becoming: 
next. This parameter is set by loading a 32-bit latch via the 
input data bus. A32-bit counter operates from one-fourth the 
clock input frequency and is preset at each frame from the 
latch. This counter allows forming very large integration 
20 delays. The input clock can be any frequency up to about 10 
MHZ. The pixel readout rate is tied to one fourth the clock 
rate. Thus, frame rate is determined by the clock frequency, 
the window settings, and the delay integration time. A30 HZ 
frame rate can be achieved without difficulty. 
The chip is idle when the RUN command is deactivated. 
This is the recommended time for setting the operating 
parameters. However, these parameters can be set at any 
time because of the asynchronous nature of operation. When 
RUN is activated, the chip begins continuous readout of 
30 frames based on the parameters loaded in the control reg- 
isters. When RUN is deactivated, the frame in progress runs 
to completion and then stops. 
The 256x256 CMOS APS uses a system having a similar 
block diagram to those described previously. The pixel unit 
35 cell has a photogate (PG), a source-follower input transistor, 
a row selection transistor and a reset transistor. A load 
v=~=v=,=a[vpd~-v*p:,,+vd~-~p,,yz 
This in turn causes a change in VColLS and Vco1-R to: 
v c o 1 ~ ~ ’ ~ f i ~ ~ ~ v ~ ~ ~ 1 / , ~ ~ ~ v p d ~ ~ v ~ p : , , ~ ~ 2 ~ 1 / , ~ ~ ~ ~ ~  
and Vcol_S’- fi{a[ Vpdr- Vzp:,,+Vdx- V+J/Z- V,,,,} zs 
Consequently, the voltage outputs change to: 
I/R_OUT-y( V, V,R’- VcolR-  Kr)  
and VS_OUT-y(VCl-Vcol_S’-Vcol_S-V,) 
We note 
vcol_S’-vcol_S=fi{ a[ vpdx-vd,yz} 
and Vcol_R’-Vcol_R=fi{a[ Vdr-Vdx]/Z} 
transistor VLN and two output branches to store the reset 
and signal levels are located at the bottom of each column 
of pixels. Each branch has a sample and hold capacitor (CS 
40 or CR) with a sampling switch (SHS or SHR) and a 
source-follower with a column-selection switch (COL). The 
When the outputs are differentially amplified off-chip, the 
common clamp voltage Vcl is removed, leaving only the 
difference between signal and reset. The net differential 
output voltage is given by: 
I/R_OUT- VS_OUT=ay( Vdr- Vpdx=Vc,,z) reset and signal levels are read out differentially, allowing 
correlated double sampling to suppress l if  noise and fixed 
FIG. 7 shows the layout of the pixel for 128x128 array pattern noise (not kTC noise) from the pixel. 
size device. This system formed a 19.2 micron pixel size 45 Adouble delta sampling (DDS) circuit shorts the sampled 
using 1.2 pm n-well CMOS. The maximum clock rate is 10 signals during the readout cycle reducing column fixed 
MHZ, the maximum pixel rate is 2.5 MHZ and maximum pattern noise. These readout circuits are common to an entire 
integration delay is 1 . 6 ~ 1 0 ~  clock periods. column of pixels. The load transistors of the second set of 
A second embodiment uses similar design techniques to source followers (VLP) and the subsequent clamp circuits 
produce a 256x256 array size. This embodiment also uses a SO and output source followers are common to the entire array. 
pixel with a photogate imaging element along with four After a row has been selected, each pixel is reset (RESET) 
transistors to perform the functions of readout, selection, and and the reset value is sampled (SHR) onto the holding 
reset. Readout is preferably achieved using a column parallel capacitor CR. Next, the charge under each photogate in the 
architecture which is multiplexed one row at a time and then row is transferred to the floating diffusion (FD). This is 
one column at a time through an on-chip amplifierbuffer. An ss followed by sampling this level (SHS) onto holding capaci- 
important part of this embodiment, like the first tor CS. These signals are then placed on the output data bus 
embodiment, is the use of a chip common logic elements to by the column select circuitry. In the Photodiode mode this 
control row and address decoders and delay counters. process, is reversed; first the charge under the photogate is 
This embodiment allows use in three modes of operation: read out and then the reset level is sampled. This non- 
Photogate mode, photodiode mode and differencing mode. 60 correlated double sampling mode would be primarily used 
The photogate mode is the standard mode for this chip. The with a photodiode, i.e., non active pixel sensor, pixel. 
photodiode mode alters the readout timing to be similar to In the differencing mode, the capacitors CS and CR are 
that for photodiode operation. The differencing mode alters used to store the signal from the previous frame and the 
the readout timing in such a way that the value of each pixel current frame. This is achieved by altering the timing in the 
output is the difference between the current frame and the 65 following way: Rather than starting with a reset operation, 
previous frame. The chip inputs that are required are a single the signal on the floating diffusion is read out to one of the 
+5 V power supply, start command, and parallel data load sample and hold capacitors. This represents the previous 
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pixel value. The reset is then performed followed by a 
normal read operation. This value is then stored on the other 
sample and hold capacitor. The difference between these two 
signals is now the frame to frame difference. 
A simplified expression for the output of the reset branch 
of the column circuit is given by: 
vcolLR-B{a[ w- v*pcxl- v,,,,,} 
where a is the gain of the pixel source-follower, fl is the gain 
of the column source-follower, Vr is the voltage on the 
floating diffusion after reset, Vp, is the threshold voltage of 
the pixel source-follower n-channel transistor, and Vtcolr is 
the threshold voltage of the column source-follower 
p-channel transistor. Similarly, the output voltage of the 
signal branch of the column circuit is given by: 
vcolL~-B{a~~-v*p*l-v*~~,~~ 
where V, is the voltage on the floating diffusion with the 
signal charge present and Vtcols is the threshold voltage of 
the column source-follower p-channel transistor. 
Experimentally, the peak to peak variation in Vtcolr-Vtcols is 
typically 10-20 mV. It is desirable to remove this source of 
column-to-column fixed pattern noise FPN. JPL has previ- 
ously developed a double delta sampling (DDS) technique to 
eliminate the column-to-column FPN. This approach repre- 
sented an improved version of the DDS circuitry. 
Sequential readout of each column is as follows. First a 
column is selected. After a settling time equivalent to 
one-half the column selection period, the DDS is performed 
to remove column fixed pattern noise. In this operation, a 
DDS switch and two column selection switches on either 
side are used to short the two sample and hold capacitors CS 
and CR. Prior to the DDS operation the reset and signal 
outputs (Vcol-R and VCOL-S) contain their respective 
signal values plus a source follower voltage threshold com- 
ponent. The DDS switch is activated immediately after 
CLAMP is turned off. The result is a difference voltage 
coupled to the output drivers (VRLOUT and VSLOUT) that 
is free of the voltage threshold component. 
This chip uses a similar pixel cell to that shown in FIG. 
5 .  FIG. 9 shows the layout of the pixel cell. PG and RESET 
are routed horizontally in polysilicon while the pixel output 
is routed vertically in metal 1. Metal 2 was routed within the 
pixel for row selection. Metal 2 was also used as a light 
shield and covers most of the active area outside of the pixel 
array. The designed fill factor of the pixel is approximately 
21%. 
According to another feature, a logo can be formed on the 
acquired image by using a light blocking metal light shield. 
The light shield is formed to cover certain pixels in the shape 
of 
the logo to be applied. This blocks out those underlying 
pixels in the array, thereby forming a logo in the shape of the 
blocked pixels. 
The output saturation level of the sensor is 800 mv when 
operated from a 5 V supply. Saturation is determined by the 
difference between the reset level on the floating diffusion 
node (e.g. 3 V) and the minimum voltage allowed on the 
pixel source follower gate (e.g. threshold voltage of approx. 
0.8 volts). This corresponds to a full well of approximately 
75,000 electrons. This can be increased by operating at a 
larger supply voltage, gaining about 47,000 e- per supply 
volt. 
Dark current was measured at less than 500 pAIcm2. 
Conversion gain @Vie-) was obtained per pixel by plot- 
ting the variance in pixel output as a function of mean signal 
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for flat field exposure. The fixed pattern noise arising from 
dispersion in conversion gain was under 1%-similar to the 
value found in CCDs and consistent with the well-controlled 
gain of a source-follower buffer. 
The quantum efficiency of the detector was measured 
using a CVI 114 m monochromator and a tungstenihalogen 
light source, calibrated using a photodiode traceable to NIST 
standards. 
FIG. 10 shows a block diagram of an improved embodi- 
ment with new developments in the single chip camera 
active pixel sensor. 
A block diagram of the embodiment is shown in FIG. 10, 
which shows the architectural layout of the sensor 1000. The 
sensor array 100 is surrounded by electrical connection pins 
1002, each of which can have a predefined function. The 
sensor is arranged as a number of logical portions, including 
the sensor array 1002, the A to D converter array 1004, the 
DIA converters and support circuitry 1006. One side of the 
chip, here the left-most portion of the chip, forms timing and 
control circuit 1008. The other side, here the right most 
portion, includes the image acquisition structure-the pho- 
tosensitive array and the analog to digital converters. 
In this embodiment, the AID converter array is formed of 
a plurality of columnar-shaped A/D converter devices 1010, 
preferably one of the devices for each row of the array. 
When each of the columnar AID converter devices 1010 is 
associated with one of the columns of the sensor, the system 
operates in a so-called column-parallel mode where the 
information is output one column at a time. There are 
preferably 256 of the column-parallel 10 bit successive 
approximation A to D converters, one arranged under each 
column which it is associated. Each includes internal cor- 
related double sampling (“CDS”) and offset correction. 
There are two inputs to the A to D converter. One is for 
the pixel reference (reset value) and the other is for the pixel 
“signal” value. CDS involves subtracting the pixel “signal” 
value from the pixel reset level for any given cycle. In 
operation, the pixel reset level, which is higher than the pixel 
“signal” value, is sampled and stored on a single fixed 
capacitor at one of the inputs. The pixel “signal” is sampled 
and stored at the other input on a bank of id logarithmically 
scaled capacitors, with values Ci2”--, Ci2, Ci4, Cis, etc. 
The bottom plates of these capacitors are initially set to 
ground. There are 10 capacitors defining a 10-bit A to D 
converter. The voltage level “VREF”, indicated in the figure, 
defines the dynamic range of the A to D converter. After the 
two inputs have been introduced, the A to D converter 
operation proceeds. First, the bottom plate of the largest 
capacitor (Ci2) is switched from ground to VREF. This 
causes the “signal” side of the A to D converter to be roughly 
“signal” +VREF/2. If “signal” +VREF/2 is greater than the 
pixel reset value, the signal side of the A to D converter is 
returned to its initial value by switching the bottom plate of 
the Ci2 capacitor back to ground. If pixel “signal” +VREF/2 
is less than the pixel reset value, the bottom plate of the Ci2 
capacitor is kept at VREF. This set of operations is repeated 
for the remaining capacitors, in order of size, causing the 
“signal” side of the A to D converter to adjust in voltage 
increments of VREFI4, VREFl8, etc. As the algorithm 
proceeds the “signal” side of the A to D converter is forever 
approaching the reset side, until it is equal to it, to within the 
precision of the A to D converter. The voltage value VREF 
is produced by one of the on-chip DACs; changing this value 
alters the dynamic range and thus the gain of the A to D 
converter. 
Due to fabrication inaccuracies, each A to D converter 
will have its own particular offset that will cause fixed 
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pattern noise. To suppress this fixed pattern noise, each A to with the analog circuitry, thereby turning off that circuitry. 
D converter has offset correction circuitry. On the “signal” One of these exemplary modes is described in U.S. Pat. No. 
side of the A to D converter is a secondary bank of 5,504,909. 
logarithmically scaled capacitors, used for this purpose. A warm-up timer can also be digitally programmed to 
Before reading out a frame of data, the same voltage is s delay image capture to some later time. A programmable 
applied to the two inputs of the A to D converter (pixel warm-up timer enables determining how long to wait before 
reset). The A to D converter operation, described above, is capturing the image. For example, a warm-up timer may be 
performed with the secondary bank of capacitors. The result used so that the user can take a picture of oneself. The 
for a perfect A to D converter would be zero, but in this case warm-up timer uses a down counter which counts down 
represents the A to D converter offset. This offset voltage is i o  from a digital preset number also input through the serial 
added to the signal side of the A to D converter to auto-zero input pin. Hence, each of the preset numbers represents a 
the A to D converter in subsequent operations. time. 
Certain analog references are needed on the chip. These The image can be provided in a number of different 
analog references are used, for example, for the successive formats, including serial and parallel. The preferred image 
approximationA/D converter. They are also used for biasing is format is serial 10-bits. However, one could obtain less 
the operational amps, such as tail currents in the operational resolution from the system. The image information can also 
amps, and the like. The analog references can also be used be provided in full or half duplex. 
for adjusting the gain of the A/D converter. For example, one The preferred image format: is serial 10-bits. However, 
may want a high gain A/D converter for low light, but a low one could obtain less resolution from the system. The chip 
gain A/D converter for higher light operations. The current 20 can be programmed to insert edges in the serial output data 
consumed by the A/D converter can be increased to make the stream to ease data recovery. It can also be configured to 
A/D conversion occur faster. These references are generated provide horizontal and vertical frame syncs and pixel, row 
with on-chip DACs thus eliminating the need for external and frame clocks The chip can also be commanded to output 
analog reference generators and allowing the chip to have a the internal state of its registers. Allowing a user to verify 
complete digital interface. zs settings such as the exposure time, window size and output 
All of these analog references are formed from a group of data format. The way in which all of this would be done is 
on-chip D to A converters, fed with a digital input. The A to well known in the art. 
D converter conversion time is also programmable. The A number of pins are used to provide input to, and receive 
clock cycle of the A/D converter can be increased in order output from, the chip for various purposes. However, the 
to make the A/D conversion occur faster. This requires more 30 system is designed to operate with only five pins, which are 
current through the A/D converter to provide a faster settling preferably connected to 8 of the 64 external pins. These eight 
time. For example, if the device is being used in a wireless essential pins are all located on one side of the chip, which 
camera, the throughput may be bandwidth limited. reduces the post-packaging footprint area of the chip. Digital 
Therefore, A to D converter’s conversion time can be pads, when not connected, are automatically pulled to 
reduced to save power. 3s ground when the chip is powered on and thus do not require 
This allows many of the operations to be carried out using connections. This has advantages when it is desired to mount 
digital external circuitry. The camera can be programmed the chip in a special way, for example on the chip’s edge as 
and receive commands through a single digital pin 1002. shown in FIG. 14. 
The programming includes the analog references noted The five necessary pins are command, clock, data out, 
above, and also programmable exposure time, program- 40 power, and ground. These five essential pins are all on one 
mable windowing, and subsampling. Also, pixel sample and side of the chip. This allows, for example, a lens or other 
hold time can be programmed in this way, by setting the such device right on the chip. The five necessary pins 
amount of time that elapses between reset and sampling of include command, clock, data out, power, and ground. These 
the image in the correlated double sampling circuit. five essential pins are all on one side of the chip. However, 
A special advantage is obtained by using a single pin to 4s since the device is preferably included in a 32-pin chip, this 
obtain all interface into the chip by serially transferring the enables 32 minus 5 which equals 27 other pins for other 
data. This also specially advantageous when used for wire- operations. 
less communication, as shown in the block diagram of FIG. The physical size of the chip is minimized by allowing 
2. When a wireless control is effected, the control is inher- only wires connected to 8 pins on the chip with split power 
ently serial. The RF signal stream can then be downcon- SO and ground. This leaves approximately 32-8=24 other pins. 
verted and input on a single digital serial pin 202. A special Preferably, the 8 pins used for power and ground are located 
advantage of this system is that no data conversion is on one side of the imager in order to minimize the post- 
necessary since the chip accepts a serial command in the packing footprint area. 
same form as the RF stream. FIG. 11A shows the signal chain of the one-chip device, 
This system can also be programmed into a number of ss and FIG. 11B shows the timing diagram. Amajor difference 
different imaging modes using the support circuitry. The from the first embodiment is that the floating diffusion is 
modes are described herein. normally maintained in reset. This means that a soft reset is 
This system can also be programmed into to support a not required. 
number of different imaging modes using the support cir- In operation, as shown in FIGS. 11B-C, first the reset and 
cuitry. It can be configured to image continuously or take a 60 signal pixel values are sampled. They are then subtracted, 
digital still. After taking a digital still the camera automati- digitized and output. This enable the operation to occur in a 
cally enters a low power idle mode where it consumes 10 minimal amount of time. 
microwatts of power. The modes include a low power idle A block diagram of the hardware operations carried out in 
mode. These low power idle modes are well known in the the support circuitry is shown in FIG. 12. FIG. 12 shows this 
art. Here it is implemented by turning off the digital-to- 65 systems being used as a wireless camera 200, however, it 
analog converters on the chip. That has the effect of turning could also alternatively be used in a wired operation. FIG. 12 
off the other circuitry. Also, a switch can be placed in series also shows the system with only the five necessary output 
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pins including the input data pin 202, output data pin 204, 
power and ground 206, 208, and the clock pin 210. The 
clock is used for synchronization, and to indicate when the 
operation is ready. 
An input data Packet is shown in FIG. 13. Line 1300 5 
indicates the clock signal on line 210. The falling edge of 
clock signal 1300 on line 210 indicates the start of the data 
packet 1310. Data packet 1310 includes a header portion 
which has 20-bits of information, followed by a tail portion i o  exposure time for said camera, 
1316. The packet indicates some information, either a for- 
mat of the information that will follow, or the actual further 
data for processing. 
Although only a few embodiments have been described in 
detail above, other embodiments are contemplated by the is for a warm-up timer. 
following claims. In addition, other modifications are con- 
templated and are also intended to be covered. 
an analog reference voltage associated therewith, 
wherein a digital word is input to said input pin 
indicating said analog reference, and said support cir- 
cuitry includes a digital-to-analog converter, located on 
said substrate, for producing said analog reference. 
2, A system as in claim 1 wherein said analog reference 
is a reference for a successive approximation A to D con- 
verter, 
1312 which is a reserved sequence, by a packet 3, A system as in claim 1 wherein said reference is an 
4. A system as in claim 1 wherein said reference is a 
5 .  A system as in claim 1 wherein said reference is a time 
sample and hold time. 
inventor and are intended to be encompassed within the 6. A totah' digital Single-ChiP camera apparatus, corn- 
Prising: 
a substrate, having integrated thereon a sensor array of 
photosensitive elements; 
an A to D converter circuit, on said substrate, operating to 
convert outputs of said sensor array to a digital value as 
timing and control and support circuitry, on said substrate, 
including a serial communication network, receiving 
digital values as input, 
wherein at least one circuit on said substrate includes an 
analog reference voltage associated therewith, wherein 
a digital word is input indicating said analog reference, 
and said support circuitry includes a digital-to-analog 
converter, on said substrate chip, for producing said 
analog reference based on said digital word. 
What is claimed is: 
1. A single-chip camera apparatus, comprising: 
a substrate, having integrated thereon a sensor array of 
photosensitive elements; an output; and 
an A to D converter circuit, operating to Convert outputs 
of said sensor array to a digital value; 
timing and control and support circuitry, including a serial 
communication network, 
said substrate including an external periphery with a 
plurality of sides, including connection pins extending 
from said periphery to circuitry inside said periphery, 3o 
said chip being capable of operation with only power, 
ground, serial, clock, and output pins, wherein all of 
said necessary pins are located on one of said sides of 
2o 
2s 
said periphery, wherein said support circuitry includes * * * * *  
